

BST74801

1. Product Overview

The BST74801 low dropout linear regulator provides an easy-to-control, robust power solution for a wide range of applications. The user-programmable soft-start function effectively reduces the pressure on the input power supply by reducing the inrush current during startup. The monotonic soft start is well adapted to powering a variety of different types of processors and ASICs. The enable input and PG output can easily arrange the sequence of external regulators. Complete adaptability provides users with solutions that can solve FPGAs, DSPs and other devices with special startup requirements with sequential requirements.

The precise reference and error amplifier enable the chip to have a 2.5% tolerance under full load, linearity, temperature and process conditions. Each LDO can be stabilized with low-cost ceramic output capacitors, and the chip operates accurately over the -55°C to +125°C temperature range.

1. Quality Grade

Country, company and product model of alternative products

ı	Our product model	Replacement product models	Alternative Products Company	Alternative product country
	BST 74801	TPS74801	TI	USA

2. Product Features

BST74801 is a 1.5A LDO voltage regulator with programmable soft-start function, output voltage 0.8V~3.6V, adopts NMOS output power tube structure, with enable control, temperature protection, over-current protection, under-voltage protection, soft-start function, PG function, mainly used to provide stable power supply for FPGA, DSP, ASIC and microprocessor.

- Adjustable output (0.8V to 3.6V).
- The soft start (SS) terminal provides a linear start time by setting an external capacitor.
- 2% accuracy over full load, temperature, linear conditions.
- Voltage drop to 300mV (max) at 1.5A.
- Fast transient response.
- · Open drain PG terminal.
- Enable high level is effective.
- With undervoltage lockout, overcurrent protection, temperature protection function.
- 20-pin QFN20 package.



3. Functional Block Diagram

The overall architecture of BST74801 is shown in the figure below:




Figure 1Functional module diagram

4. Product appearance

The device adopts leadless ceramic sealed QFN20 package, and its dimensions refer to the provisions of GB/T 7092-1993. The appearance is shown below.




Figure 2Dimensions

Table 1Dimensions

Unit is mm

Dimension symbols	Numeric				
	Minimum	Nominal	maximum		
D	6.90	-	7.10		
Е	6.90	-	7.10		
Α	-	-	2.5		
b	-	0.35	-		
е	-	0.65	-		



5. Electrical properties

Unless otherwise specified, the electrical characteristics shall be as specified in Table 5 and shall apply over the full operating temperature range.

Table 2Electrical characteristics parameters

		Test conditions (V EN = V BIAS = 5V, V IN = V OUT +1V, I OUT = 10mA, -55°C≤ T J≤1 25°C)	Group A Grouping	Standard value		
parameter	symbol			Minimum	maximum	unit
V _{IN} Voltage Range	VIN			VOUT + 0.3	5.5	V
V _{BIAS} Voltage Range	V _{BIAS}			2.7	5.5	V
Internal reference voltage	V_{REF}			0.7 84	0.8 16	V
Output voltage range	VOUT			V _{REF}	3.6	V
Output voltage accuracy	VOUT	3.6V≤V _{BIAS} ≤ 5.5V 1 0mA≤I _{OUT} ≤ 1.5A		-2	+2	%
Line Regulation	$V_{OUT(\triangle IOUT)}$	VOUT + 1V ≤VIN ≤ 5.5V		_	0.3	% /V
Load Regulation	VOUTLR				1	% /A
Low dropout voltage	V _{DO}	IOUT = 1.5A, VFB = 0V]	_	0.3	V
V BIAS voltage drop	V DOBIAS			_	1.62	V
Output Current	I out			1.5	_	Α
Feedback pin current	I FB			-1	1	μΑ
B IAS current	/ BIAS		A1	_	3	mA
Shutdown current	/ SHDN	V _{EN} ≤0.4V, test V _{IN} terminal leakage current V _{BIAS} = 5.5 V, V _{IN} = 5.5 V	A2 A3	_	100	μΑ
Soft start charging current	Iss	V ss=0.4V		0.4	1.1	μA
Enable input high level	V _{EN} (high)			1.8	5	V
Enable input low level	V _{EN} (low)			0	0.4	V
Enable terminal hysteresis level	V _{EN} (hys)				100	mV
Enable terminal current	I EN			-1	1	μΑ
PG trigger threshold	Vı	VOUT drops		80	9 4	% уолт
PG trigger hysteresis	VY			_	10	% vouт
PG output low voltage	V _{PG} (low)	IPG =1mA, vout < VIT		_	0.5	V
PG terminal leakage current	I _{PG}	VPG =5V, _{VOUT >} VIT		_	5.0	μΑ
Startup time	t str	No capacitor is connected to the SS terminal.	A 9 A 10 A 11	_	200	μs
Functional testing	according to	BIAS = 5.0V, perform functional test the test program compiled according ogical relationship of the device.	A7 A8A A8B			