

BST25QH128 FLASH

Product Brochure

V2.3

Revision History

Serial number	Edition	Change Description	Change order number	Change Person	Change Date	Remark
1	1.0	Initial release	NA	Wang Xin	2018/3/28	
2	2.0	Modify product overview		Yu Gewei	2018/8/3	
3	2.1	Modify the package size		Yu Gewei	2021/4/7	
4	2.2	Modify product model information		Yu Gewei	2021/10/28	
5	2.3	Added instruction tables and equipmentID		Yu Gewei	2022/4/28	

I. Product Overview

BST25QH128 is a 128Mbit serial flash memory with an enhanced write protection mechanism. The device supports a standard serial peripheral interface (SPI), and a high-performance dual/quad output as well as dual/quad I/O using the SPI serial clock, pins: chip select signal, serial DQ0 (DI), DQ1 (DO), DQ2 (WP#) and DQ3 (reset signal). Up to 80MHz SPI clock frequency support allows 160MHz equivalent clock frequency (80MHz×2) dual output and 320MHz (80MHz×4) quad output when using dual/quad I/O fast read instructions.

II. General specification and number

GB/T 7092-1993 Dimensions of semiconductor integrated circuits

GB/T17574-1998 Semiconductor device integrated circuits Part 2: Digital integrated circuits

GJB 548 B-2005 Microelectronic Device Test Methods and Procedures

GJB 7400-2011 General Specification for Semiconductor Integrated Circuits for Qualified Manufacturer Certification

2.1. Detailed specification and confirmation number

Detailed specification number of BST25QH128 model: Q/BST 20385-2018 BST25QH128 model flash memory.

2.2. Testing agency and monitoring test report number

The BST25QH128 testing organization is the Guangzhou Inspection Center for xx electronic components.

2.3. Quality Grade

III. The product quality grade of BST25QH128 is N1.

3.1. Product Basic Information

- Temperature grade requirements

Working temperature -55°C~125°C, storage temperature -65°C~150°C

- ESD level requirements

ESD level 2000V

- Power supply working:

2.7-3.6V

- Serial interface architecture

SPI compatible: Mode 0 and Mode 3

- Standard, dual or quad SPI interface
- Standard SPI: CLK, CS#, DI, DO, WP#, HOLD#
- Dual SPI: CLK, CS#, DQ 0, DQ 1, WP#, HOLD#
- Quad SPI: CLK, CS#, DQ 0, DQ1, DQ2, DQ3 Application range:
 - high performance
 - The read operation frequency in standard mode is 83MHz
 - Fast Mode (single data mode rate)
 - Standard SPI: single data bit rate 104MHz clock frequency
 - Dual SPI: Single data bit rate 104MHz clock rate
 - Quad SPI: Three data bit rates 104MHz clock rate

- Low power consumption
 - Typical operating mode power consumption is 5mA
 - Typical power-off power consumption 1uA
- Unified sector architecture
 - -4096 4Kbyte sectors
 - -512 32Kbyte sectors
 - 256 64Kbyte sectors
 - Each sector can be erased individually
 - Write protection function of software and hardware
 - All or part of the data can be write-protected by software
 - Write protection can be enabled/disabled via the WP# pin
 - High-speed programming and erasing
 - The typical programming time for a single page is 0.5ms
 - The typical time for sector erase is 40ms
 - Typical time for half block erase is 200ms
 - The typical time for a block erase is 300ms
 - The typical time for erasing single chip data is 60s
 - Data storage time up to 20 years

IV. Product Pin Information

Pin arrangement diagram:

VDFN8 package




Figure 1. BST25QH128 plastic package VDFN8 pin arrangement

Pin definition:

The following is the description of the functions of each pin of BST25QH128:

Logo	Definition
CLK	Serial clock input
DI	Serial data inputD1
DO	Serial data inputD0
CS#	Chip select enable
WP#	Write protection
HOLD#/RESET#	Reset or hold signal
Vcc	power supply
Vss	land

Note:

- DQ0 and DQ1 are used in dual and quad modes.
- DQ0~DQ3 are only used in quad mode, WP# & HOLD# (or RESET#) are only used in standard or dual mode.

Pin Function Description

- Serial data input and output (DI, DO and DQ0, DQ1, DQ2, DQ3)
BST25QH128 supports standard SPI interface, dual SPI and quad SPI operation. Standard SPI instructions use the unidirectional D0 (input) pin to serially write instructions unidirectional address or data on the rising edge of the serial clock (CLK) input pin. Standard SPI also uses the unidirectional DO (output) to read data or status on the falling edge CLK.
Dual and Quad SPI instructions use bidirectional IO pins to serially write instructions, addresses, or data into the device on the rising edge of CLK and read data or status from the device on the falling edge of CLK.
- Serial clock (CLK)
The SPI serial clock input (CLK) pin provides serial input and output operation.
Chip Select (CS#)
The SPI Chip Select (CS#) pin enables and disables operation. When CS# is high, the device is disabled and the serial data output (D0 or DQ 0, DQ 1, DQ 2

and DQ 3) pins are high impedance. When the device is disabled, the device power consumption is at the standby level unless an erase, program and status register cycle is in progress. When CS# is pulled low, the device is selected, the power consumption increases to the normal working state and data can be written and read normally. After power-on, the CS# signal must change from high to low before a new instruction is input.

- Hold (HOLD#)

The HOLD# pin allows the device to be suspended while in operation. HOLD# is enabled when WXDIS and HRSW are low. When HOLD# and CS# are low, the DO pin is in high impedance state, and the D1 and CLK signals are ignored. When in Quad SPI, this pin is used for the serial data IO (DQ 3) for quad I/O operation.

- Write Protect (WP#)

The Write Protect (WP#) pin can be used to prevent the status register from being written. Used with the Status Register Protection Block (BP0, BP1, BP2, and BP3) bits and the Status Register Protect (SRP) bit, part or the entire memory array can be hardware protected. This WP# function is only available for standard SPI and dual SPI operations. When in quad SPI, this pin is used for serial data IO (DQ 2) as quad I/O operation.

V. Memory Function Description

BST25QH128 storage module

- 16777216 Byte
- Storage module architecture can be divided into the following types
 - 256 64 Kbyte modules
 - 512 32 Kbyte modules
 - 4096 4 Kbyte sectors
 - 65536 pages (256 bytes per page)

Each page of this memory can be programmed with either 0 or 1.

Schematic diagram:




Figure 5. BST25QH128 block diagram

The block or sector storage structure of the device:

64K Block	32K Block	Sector	Address range	
255	511	4095	FFFO00h	FFFFFFh
	510	4080	FF0000h	FF0FFFh
254	509	4079	FEFO00h	FEFFFFFFh
	508	4064	FE0000h	FEF
253	507	4063	FDFO00h	FDFFFFFFh
	506	4048	FD0000h	FD0FFF
242	485	3887	F2F000h	F2FF

	484	3872	F20000h	F20FFF
241	483	3871	F1FO00h	F1FFFFh
	482			
		3856	F10000	FWf
240	481	3855	F0FO00h	FFF
	480			
		3840	F00000h	F00FFFh
64K Block	32K Block	Sector	Address range	
239	479	3839	EFFO00h	EFFFFFh
	478			
		3824	EFO000h	EFOFFF
238	477	3823	EEFO00h	EEFFFF
	476			
		3808	EO0000h	EEEEFFF
237	475	3807	EDFO00h	EDFFFh
	474			
		3792	ED0000h	EDFH
226	453	3631	E2F000h	E2FFFF
	452			
		3616	E20000h	E20FFF
225	451	3615	E1FO00h	E
	450			
		3600	EWO	EW
224	449	3599	EOFO00h	EOFFFF
	448			
		3584	EO0000h	EOOFFF

64K Block	32K Block	Sector	Address range	
223	447	3583	DFFO00h	DFFFFFFh
	446			
		3568	DFO000h	DFOFF
222	445	3567	DEFO00h	DEFFFF
	444			
		3552	DE0000h	DEOFFF
221	443	3551	DDFO00h	DDFFFFh
	442			
		3536	DD0000h	DDOFFF
210	421	3375	D2F000h	D2F
	420			
		3360	D20000h	D20FFF
209	419	3359	D1FO00h	D1FFFFh
	418			
		3344	D10000h	W1FF
208	417	3343	DOFO00h	DOFFFF

	416	3328	D00000h	DO0FFFh
64K Block	32K Block	Sector	Address range	
207	415	3327	CF0000h	CFFFFFh
	414			
206	413	3312	CFO000h	CFOFFF
	412	3311	CE0000h	CEFFFFh
205	411	3296	CE0000h	CEOFFF
	410	3295	CD0000h	CDFFFF
		3280	CDO000h	CDOFFF
194	389	3119	C2F000h	C2F
	388			
193	387	3014	C20000h	C20FFF
	386	3103	C1F000h	C1FFFF
192	385	3088	CW0000	FWf
	384	3087	CO0000h	COFFFF
		3072	CO0000h	COF
64K Block	32K Block	Sector	Address range	
191	383	3071	BF0000h	BFFFFF
	382			
190	382	3056	BFO000h	Ff
	380	3055	BE0000h	BEFFFFh
189	379	3040	BE0000h	BEOFFF
	378	3039	BD0000h	BDFFFF
		3024	BDO000h	BDFFF
178	357	2863	B2F000h	BfFF
	356			
177	355	2848	B20000h	B20FFF
	354	2847	B1F000h	B1FFFFh
176	353	2832	BW0000	BIOFF
	352	2831	BO0000h	BOFFFF
		2816	BO0000h	BOOFFF
64K Block	32K Block	Sector	Address range	
175	351	2815	AF0000h	AFFFFFh
	350			
		2800	AF0000h	AFOFFF

174	349	2799	AEFOOOh	AEFFFF
	348			
173	347	2784	AEOOOOh	FWf
	346	2783	ADFOOOh	ADFFFF
162				
		2768	ADOOOOh	ADOFF
161	325	2607	A2F000h	AHr
	324			
160		2592	A20000h	A20FFF
		2591	AIFOOOh	AIFFFF
160	323			
	322	2576	AWOOOh	WFFF
160	321	2575	AOFOOOh	AOFFFF
	320			
		2560	AOOOOOh	AOOFFF

64K Block	32K Block	Sector	Address range	
159	319	2559	9FF000h	QFFFF
	318			
158		2544	QFOOOOh	9F0FFFh
	317	2543	9EF000h	QEFFFF
157	316			
		2528	9E0000h	QUR
157	315	2527	9DF000h	SDFFFFh
	314			
		2512	9D0000h	9D0FFF
146	293	2351	92F000h	92FFFFh
	292			
145		2336	920000h	920FFFh
	291	2335	SIFOOOh	91FFFFh
144	289	2319	SOFOOOh	90FFFFh
	288			
		2304	900000h	900FFFh
64K Block	32K Block	Sector	Address range	
143	287	2303	8FF000h	8FFFFFFh
	286			
142		2288	8F0000h	8F0FFFh
	285	2287	8EF000h	8EFFFFh

141	284	2272	8E0000h	8E0FFFh
	283	2271	8DF000h	SDFFFFh
130	282			
		2256	8D0000h	8D0FFFh
129	261	2095	82F000h	82FFFFh
	260			
128		2080	820000h	820FFFh
	259	2079	81F000h	81FFFFh
128	258			
		2064	810000h	810FFFh
	257	2063	80F000h	80FFFFh
	256			
		2048	800000h	800FFFh

64K Block	32K Block	Sector	Address range	
127	255	2047	7FF000h	7FFFFFF
	254	2032	7F0000h	7F0FFF
126	253	2031	7EF000h	7EFFFFh
	252	2016	7E0000h	7E0FFFh
125	251	2015	7DF000h	7DFFFF
	250	2000	7D0000h	7D0FFF
114	229	1839	72F000h	72FFFFh
	228	1824	720000h	720FFFh
113	227	1823	71F000h	71FFFFh
	226	1808	710000h	710FFFh
112	225	1807	70F000h	70FFFFh
	224	1792	700000h	700FFFh
64K Block	32K Block	Sector	Address range	
111	223	1791	6FF000h	6FFFFFFh
	222	1776	6F0000h	6F0FFFh
110	221	1775	6EF000h	6EFFFFh
	220	1760	6E0000h	6E0FFFh
109	219	1759	6DF000h	6DFFFF

	218	1744	6D0000h	6D0FFF
98	197	1583	62F000h	62FFFFh
	196	1568	620000h	620FFFh
97	195	1567	61F000h	61FFFFh
	194	1552	610000h	610FFFh
96	193	1551	60F000h	60FFFFh
	192	1536	600000h	600FFFh
64K Block	32K Block	Sector	Address range	
95	191	1535	5FF000h	5FFFFFFh
	190	1520	5F0000h	5F0FFFh
94	189	1519	5EF000h	5EFFFFh
	188	1504	5E0000h	5E0FFFh
93	187	1503	5DF000h	5DFFFFh
	186	1488	5D0000h	5D0FFF
82	165	1327	52F000h	52FFFFh
	164	1312	520000h	520FFFh
81	163	1311	51F000h	51FFFFh
	162			

		1296	510000h	510FFFh
80	161	1295	50F000h	50FFFFh
	160	1280	500000h	500FFFh
64K Block	32K Block	Sector	Address range	
79	159	1279	4FF000h	4FFFFFFh
	158	1264	4F0000h	4F0FFFh
78	157	1263	4EF000h	4EFFFFh
	156	1248	4E0000h	4E0FFFh
77	155	1247	4DF000h	4DFFFF
	154	1232	4D0000h	4D0FFF
66	133	1071	42F000h	42FFFFh
	132	1056	420000h	420FFFh
65	131	1055	41F000h	41FFFFh
	130	1040	410000h	410FFFh
64	12S	1039	40F000h	40FFFFh
	128	1024	400000h	400FFFh
64K Block	32K Block	Sector	Address range	
63	127	4095	3FF000h	3FFFFFFh

	126	4080	3F0000h	3F0FFFh
62	125	4079	3EF000h	3EFFFFh
	124	4064	3E0000h	3E0FFFh
61	123	4063	3DF000h	3DFFFF
	122	4048	3D0000h	3D0FFFh
50	101	815	32F000h	32FFFFh
	100	800	320000h	320FFFh
49	99	799	31F000h	31FFFFh
	98	784	310000h	310FFFh
48	97	783	30F000h	30FFFFh
	96	768	300000h	300FFFh
64K Block	32K Block	Sector	Address range	
47	95	767	2FF000h	2FFFFFFh
	94	752	2F0000h	2F0FFFh
46	93	751	2EF000h	2EFFFFh
	92	736	2E0000h	2E0FFFh
45		735	2DF000h	2DFFFFh
	91			

	90	720	2D0000h	2D0FFFh
34	69	559	22F000h	22FFFFh
	68	544	220000h	220FFFh
33	67	543	21F000h	21FFFFh
	66	528	210000h	210FFFh
32	65	527	20F000h	20FFFFh
	64	512	200000h	200FFFh

64K Block	32K Block	Sector	Address range	
31	63	511	1FF000h	1FFFFFh
	62	496	1F0000h	1F0FFF
30	61	495	1EF000h	1EFFFF
	60	480	1E0000h	1E0FFF
29	59	479	1D0000h	1DFFFF
	58	464	1D0000h	1D0FFF
18	37	303	12F000h	12FFFFh
	36	288	120000h	120FFFh

17	35	287	11F000h	11FFFFh
	34	272	110000h	110FFFh
16	33	271	WFOO	WFFF
	32	256	100000h	f
64K Block	32K Block	Sector	Address range	
15	31	255	OFF000h	OFFFFF
	30	240	OFO000h	OFOFFF
14	29	239	OEFO00h	OEFFFF
	28	224	OEO000h	OEOFFF
13	27	223	ODFO00h	ODFFFFh
	26	208	ODO000h	ODOFFF
2	5	47	02F000h	02FFFFh
	4	32	020000h	020FFFh
1	3	31	OIFO00h	OI
	2	16	OIO000h	DIOFFF
0	1	15	OOF000h	OOFFFF
	0	0	O00000h	ODOFFF

Command and device ID:

Instruction Name	Byte1 Code	Byte 2	Byte3	Byte4	Byte 5	Byte 6	n-Bytes
RSTEN	66h						
RST (1)	99h						
EQPI	38h						
rstqpM)	FWf						
Write Enable (WERN)	06h						
Volatile Status Register Write Enable (3)	50h						
Write Disable (WRDI)/ Exit OTP mode	04h						
Read Status Register (RDSR)	05h	(S7-S0)(4)					continuous^)
Write Status Register (WRSR)	01h	S7-S0					
Read Status Register 3 (RDSR3)	95h	(S7-S0)(4)					
Write Status Register 3 (WRSR3)	COh	S7-S0					
Deep Power-down	B9h						
Release from Deep Power-down, and read Device ID (RES)	ABh	dummy	dummy	dummy	(ID7-ID0)		(6)
Release from Deep Power-down (RDP)							
Manufacturer/ Device ID	90h	dummy	dummy	0h	(M7-M0)	(ID7-ID0)	(7)
				0eLh	(ID7-ID0)	(M7-M0)	
Read Identification (RDID)	9F	(M7-M0)	(ID15 - ID8)	(ID7-ID0)	(8)		
Enter OTP mode	3Ah						
Read SFDPmodeand Unique ID Number	5Ah	A23-A16	A15-A8	A7-A0	dummy	(D7-D0)	(Next Byte) continuous

VI. Electrical characteristics

DC parameters:

Symbol	Parameter	Test Conditions	Min.	Typ.	Max.	Unit
I _{Li}	Input Leakage Current			1	±2	pA
I _{Lo}	Output Leakage Current			1	±2	pA
I _{cc1}	Standby Current	CS#=VCCV N=Vss or vcc			20	pA
I _{cc2}	DeepPower-down Current	CS# 2Vcc, V NtwoVss°vcc			20	μA
I _{cc3a}	Operating Current (READ)	CLK=0.1 Vcc/0.9 Vcc at 104MHz, DQ=open		10	25	mA
		CLK=0.1 Vcc/0.9 Vcc at 33MHz, DQ=open		5	12	mA
		CLK=0.1Vcc/0.9Vcc104MHz, Quad Output Read, DQ=open		14	35	mA
		CLK=0.1 Vcc/0.9 Vcc at33MHz,Quad Output Read, DQ=open		7	17	mA
I _{cc4}	Operating Current (PP)	CS# = VCC		9	30	mA
I _{cc5}	Operating Current (WRSR)	CS# =vcc			25	mA
I _{cc6}	Operating Current (SE)	CS#=vcc		13	25	mA
I _{cc7}	Operating Current (BE)	CS#=vcc		15	25	mA
V _{IL}	InputLowVoltage		-0.5		0.2 VCC	V
V _{IH}	Input High Voltage		$\frac{Q}{2} \cdot 7V_{cc}$		$V_{cc}+0.4$	V
V _{OL}	OutputLowVoltage	I _{OL} =100 pA, Vcc=VccMin.			0.3	V
V _{OH}	Output High Voltage	I _{OH} =-100 pA,Vcc=VccMin.	Vcc-0.2			V

Note:

The above parameters are tested under -55°C~125°C, VCC = 2.7~3.6V conditions.AC parameters:

Symbol	Alt	Parameter	Min	Type	Max	Unit
f _{SR}	%	Serial SPI Clock Frequency for: PP, QPP, SE, HBE, BE, CE, DP, RES, RDP, WREN, WRDI, WRSR, WRSR3, Fast Read	DC.		104	MHz
		Serial SPI Clock Frequency for: RDSR, RDSR3, RDID,	DC		104	MHz
		Serial Dual/Quad Clock Frequency for: PP, QPP, SE, HBE, BE, CE, DP, RES, RDP, WREN, WRDI, WRSR, WRSR3, RDSR, RDSR3, RDID, Fast Read. Dual Output Fast Read, Dual I/O	DC		104	MHz

		Fast Read. Quad I/O Fast Read				
^R		Serial Clock Frequency for READ	DC		83	MHz
^H 1		Serial Clock High Time	3.5			ns
GJ		Serial Clock Low Time	3.5			ns
QUR		Serial Clock Rise Time (Slew Rate)	0.1			V/ns
^CHCL2		Serial Clock Fall Time (Slew Rate)	0.1			V/ns
4lch	kss	CS# Active Setup Time	5			ns
&SH		CS# Active Hold Time	5			ns
Lhch		CS# Not Active Setup Time	5			ns
&SL		CS# Not Active Hold Time	5			ns
bNb	&H	CS# High Time for read	30			ns
		CS# High Time for program/erase	30			
^SHSL2	&H	Volatile Register Write Time	50			ns
tqZ	'DIS	Output Disable Time			6	ns
QUR	Go	Output Hold Time	0			ns
bv	%su	Data In Setup Time	2			ns
ikB	,DH	Data In Hold Time	3			ns
44LCH		HOLD#LowSetup Time(relative to CLK)	5			ns
^HHCH		HOLD# High Setup Time (relative to CLK)	5			ns
&HH		HOLD# Low Hold Time(relative to CLK)	5			ns
X:HHL		HOLD# High Hold Time (relative to CLK)	5			ns
LqCy	q	Output Valid from CLK			7	ns
^VHSL		Write Protect Setup Time before CS# Low	20			ns
oeLh		Write Protect Hold Time after CS# High	100			ns
%p2		CS# High to Deep Power-down Mode			3	PS
^RES1		CS# High to Standby Mode without Electronic Signature read				ns
'RE\$2		CS# High to Standby Mode with Electronic Signature read		10	50	MS
5		Write Status Register Cycle Time				ms
tp		Page Programming Time		0.5	3	ms
Lle		Sector Erase Time		0.04	0.3	s
^HBE		Half Block Erase Time		0.2	1	s
'BE		Block Erase Time		0.3	2	s
,CE		Chip Erase Time		60	200	s
^HRST		RESET# low period to reset the device	1			Ms
^HRSL		RESET# high to next instruction	28			us
^SHRV		Deselect to RESET# valid in quad mode	8			ns
		Software Reset	WIP=write operation		28	us

	Ar	Latency	WIP=not in write operation			0	5
--	----	---------	----------------------------	--	--	---	---

Note:

The above parameters are tested under -55°C~125°C, VCC = 2.7~3.6V conditions.

VII. Package size

VDFN8(6*8mm):




Figure 7-1. VDFN8 (6*8mm) dimensions

Dimension symbols	Value (in millimeters)		
	Minimum	Nominal	maximum
A	0.70	0.75	0.80
A1	0.00	0.02	0.05
A2	-	0.20	-
D	7.90	8.00	8.10
E	5.90	6.00	6.10
D1	3.35	3.40	3.45
E1	4.25	4.30	4.35
e	-	1.27	-
b	0.35	0.40	0.48

L	0.4	0.50	0.60
---	-----	------	------

VIII. Product Information

BST 25QH128

- 25QH128 represents the product model

Product Ordering Information

Product Model	Package	Packaging materials	Quality Grade	Detailed specifications	Product Status
BST25QH128	VDFN8	plastic	N1class	Q/BST 20412-2018	Mass production