

BST24C128

2-wire serial EEPROM

Product Brochure

Table of contents

- 1. Overview
- 2. Functional block diagram and pin description
 - 2.1. Functional block diagram
 - 2.2. Pin arrangement diagram
 - 2.3. Pin Description
- 3. Electrical characteristics
 - 3.1. Limit parameter
 - 3.2. Electrical characteristics
 - 3.2.1. DC parameters
 - 3.2.2. AC parameters
- 4. Function Introduction
 - 4.1. Device structure
 - 4.1.1. Clock data transition
 - 4.1.2. Start (START) state
 - 4.1.3. Stop (STOP) state
 - 4.1.4. ACKNOWLEDGE
 - 4.1.5. STANDBY mode MODE)
 - 4.1.6. Memory reset
 - 4.1.7. Time Series
 - 4.2. Device address
 - 4.3. Write Operation
 - 4.3.1. Byte write



- 4.3.2. Page
- 4.3.3. Response poll
- 4.4. read operation
 - 4.4.1. Current address read operation
 - 4.4.2. Random address read operation
 - 4.4.3. Sequential address read operation
- 5. Package size and outline drawing
 - 5.1. DIP8 outline and package size
 - 5.2. SOP8 outline and package size
 - 5.3. TSSOP8 outline and package size
- 6. Statement and Notes
 - 6.1. the name and content of toxic and hazardous substances or elements in the product
 - 6.2. Note1



I. Overview

The BST24C128 is a 128K-bit serial electrically erasable programmable read-only memory (EEPROM). Its memory structure is 16384 x 8 bits, divided into 256 pages * 64 bytes each. It features an I2C interface and is suitable for low-power, low-voltage systems.

Its main features are as follows:

- Write protect pin provides hardware data protection
- Wide operating voltage range: 1.8V ~ 5.5V
- The internal structure of the memory is: 16384×8 (128K)
- Two-wire serial interface
- Schmitt trigger to suppress input noise
- Bidirectional data transmission protocol
- 400 kHz (1.8V ~ 2.5V) and 1MHz (2.5V ~ 5.5V) clock range
- 64-byte page write
- Allow partial page write operations
- Self-timed write cycle (5ms max)
- High reliability:
 - write and erase: 1 million times;
 - data retention: 100 years
- Package: DIP8, SOP8, TSSOP8

Ordering Information:

Tube packaged:

Table 1.

PRODUCT NUMBER	PACKAGE	PRINT LOGO	PCS PER TUBE	TUBES PER BOX	PCS PER BOX	NOTES
BST24C128DA8 (TB)	DIP8	24C128	50	40	2 000	Plastic package size: 9.2×6.4mm Pin spacing: 2.54mm
BST24C128SA8 (TB)	SOP8	24C128	100	100	10 000	Plastic package size: 4.9×3.9mm Pin spacing: 1.27mm
BST24C128TB8 (TB)	TSSOP8	24C128	100	200	20 000	Plastic package size: 3.0×4.4mm Pin spacing: 0.65mm



Tape & Reel packaged:

Table 2.

PRODUCT NUMBER	PACKAGE	PRINT LOGO	PCS per REEL	PCS per BOX	NOTES
BST24C128SA8 (TR)	SOP8	24C128	4 000	8 000	Plastic package size: 4.9×3.9mm Pin spacing: 1.27mm
BST24C128TB8 (TR)	TSSOP8	24C128	5 000	10 000	Plastic package size: 3.0×4.4mm Pin spacing: 0.65mm

Note: If the actual product is inconsistent with the order information, please refer to the actual product.



II. Functional block diagram and pin description

2.1. Functional Block Diagram




Figure 1. Functional block diagram

2.2. Pin assignment diagram




Figure 2. Pinout



2.3. Pin Description

Table 3.

PINOUT	SYMBOL	FUNCTION
1	A0	Device address input:
2	A1	A2, A1 and A0 Pins are device address inputs. Typically, A2, A1 and A0 pins are used for hardware addressing, and a total of 8 can be connected on a single bus system If these pins are
3	A2	left floating, A2, A1 and the A0 pin will be pulled down to GND internally.
4	GND	Grounding
5	SDA	Serial Data: SDA pin is a bidirectional port for data transmission. This pin is open-drain driven and can be wired-ORed with any number of other open-drain or open-collector devices.
6	SCL	Serial Clock: On the rising edge of the SCL clock, data is sent to the EEPROM; on the falling edge of the SCL clock, data is sent from the EEPROM. EEPROM sent out.
7	WP	Write protection: The WP pin can provide hardware data protection. When the WP pin is grounded, normal read / write operations are allowed. WP to V cc, write protection is performed.
8	Vcc	Power supply

Table 4.

WRITE PROTECTION STATUS	WRITE-PROTECTED PART
Connect to V _{CC}	All (128K)
Connect to GND	Normal read / write operations

III. Electrical characteristics

3.1. Limit parameters

(Unless otherwise specified, T_{amb} = 25 $^{\circ}C_{)}$

Table 5.

PARAMETER NAME	SYMBOL	CONDI	RATING	UNIT	
Power supply voltage	Vcc	_	6.25 (max.)	V	
DC output current	I	_		5.0	mA
Voltage on any pin relative to ground	V	_	-1.0 ∼ +7.0	V	
Input / output capacitance (SDA)	C _{I/O}	T _{amb} =25 °C, f=1.0MHz Vcc =5V, V _{I/O} =GND, N	8 (max.)	pF	
Input capacitance (A0, A1, A2, SCL)	C _{IN}	T _{amb} =25 °C, f=1.0MHz Vcc =5V, V _{I/O} =GND, N		6 (max.)	pF
Working temperature	T _{amb}	_		-40 to +85	°C
Storage temperature	T _{STG}	_	-65 to +150	°C	
Caldavinas taman anatuma	_	40	DIP	250	96
Soldering temperature	T∟	10 seconds	SOP/TSSOP	260	°C



Note:

- These parameters are characteristic values, not 100% measured values.
- Using the device beyond its operating limits may cause permanent damage. The above ranges are only the main ranges and do not include other unmentioned situations. Extended use at extreme values may affect device reliability.

3.2. Electrical characteristics

3.2.1. DC parameters

(Unless otherwise specified, $T_{amb} = -40 \,^{\circ}\text{C}$ to $+85 \,^{\circ}\text{C}$, $V_{CC} = +1.8 \,^{\circ}\text{to} + 5.5 \,^{\circ}\text{V}$)

Table 6.

PARAMETER NAME	SYMBOL	TEST CONDITIONS	MINIMUM	TYPICAL	MAXIMUM	UNIT
Operating voltage	Vcc	_	1.8	_	5.5	V
Working current	I _{CCR}	V _{CC} = 5.5V, 400kHz read operation	_	0.2	0.4	mA
Working current	Iccw	Vcc = 5.5V, 400kHz write operation	_	0.8	1.6	mA
Standby current	I _{SB1}	Vcc = 3.3V, VIN = Vcc or Vss, T _{amb} = 85 °c	_	_	1.0	μΑ
Standby current	I _{SB2}	Vcc = 3.3V, VIN = Vcc or Vss, T _{amb} = 85 °c	_	_	2.0	μΑ
Input leakage current	lu	Vin=Vcc or GND	_	0.10	1.0	μΑ
Output leakage current	ILO	Vout = Vcc or GND	_	0.05	1.0	μΑ
Input low level ⁽¹⁾	VıL	_	-0.6	_	0.3Vcc	V
Input high level ⁽¹⁾	V _{IH}	_	0.7V cc	_	V _{CC} +0.5	V
Output low level	V _{OL2}	I _{OL} =2.1mA, V _{CC} =3.0V	_	_	0.4	V
Output low level	V _{OL1}	I _{OL} = 1.5mA, V _{CC} = 1.8V		_	0.2	V

Note: V_{IL} Minimum value and V_{IH} The maximum value is a reference value, not a test value.

3.2.2. AC parameters

(Unless otherwise specified, $T_{amb} = -40 \, ^{\circ}\text{C} \sim +85 \, ^{\circ}\text{C}$, $V_{CC} = +1.8 \, \text{V} \sim +5.5 \, \text{V}$, $C_L = 100 \, \text{pF}$)



Table 7.

PARAMETER NAME	SYMBOL	TEST CONDITIONS	MINIMUM	TYPICAL	MAXIMUM	UNIT	
		V _{CC} =1.8V	_	_	400		
Clock frequency, SCL	f _{SCL}	V _{CC} =2.7V	_	_	1000	kHz	
		Vcc=5V	_	_	1000		
		V _{CC} =1.8V	1.3	_	_		
Clock Pulse Width Low	t_{LOW}	V _{CC} =2.7V	0.4	_	_	μs	
		Vcc=5V	0.4	_	_		
		V _{CC} =1.8V	0.6	_	_		
Clock Pulse Width High	t _{HIGH}	V _{CC} =2.7V	0.4	_	_	μs	
		Vcc=5V	0.4	_	_		
		Vcc=1.8V	_	_	100		
Noise suppression time (1)	tı	V _{CC} =2.7V	_	_	50	ns	
		Vcc=5V	_	_	50		
		V _{CC} =1.8V	0.05	_	0.9		
Clock low to data output valid	t _{AA}	Vcc=2.7V	0.05	_	0.55	μs	
		Vcc=5V	0.05	_	0.55		
the bus must be released before		V _{CC} =1.8V	1.3	_	_		
the next value can be transmitted	t _{BUF}	V _{CC} =2.7V	0.5	_	_	μs	
(2)		Vcc=5V	0.5	_	_		
		V _{CC} =1.8V	0.6	_	_		
Start condition hold time	t _{HD.STA}	Vcc=2.7V	0.25	_	_	μs	
		Vcc=5V	0.25	_	_		
		V _{CC} =1.8V	0.6	_	_		
Start condition setup time	t _{SU.STA}	V _{CC} =2.7V	0.25	_	_	μs	
		Vcc=5V	0.25	_	_		
		V _{CC} =1.8V	0	_	_		
Data input hold time	t _{HD.D}	V _{CC} =2.7V	0	_	_	μs	
		V _{CC} =5V	0	_	_		
		V _{CC} =1.8V	100	_	_		
Data input setup time	t _{SU.D}	V _{CC} =2.7V	100	_	_	ns	
		Vcc=5V	100	_	_		
		V _{CC} =1.8V	_	_	300		
Input rise time ⁽²⁾	t_R	V _{CC} =2.7V	_	_	300	ns	
		V _{CC} =5V	_	_	300		
		V _{CC} =1.8V	_	_	300		
Input Fall Time(2)	t_{F}	V _{CC} =2.7V	_	_	100	ns	
		Vcc=5V	_	_	100		



PARAMETER NAME	SYMBOL	TEST CONDITIONS	мінімим	TYPICAL	MAXIMUM	UNIT
		V _{CC} =1.8V	0.6	_	_	
Stop condition setup time	t _{SU.STO}	V _{CC} =2.7V	0.25	_	_	us
		V _{CC} =5V	0.25	_	_	
		V _{CC} =1.8V	50	_	_	
Data output hold time	DH	V _{CC} =2.7V	50	_	_	ns
		Vcc=5V	50	_	_	
		V _{CC} =1.8V	1.2	_	_	
WP build time	t _{SU.WP}	V _{CC} =2.7V	0.6	_	_	us
		V _{CC} =5V	0.6	_	_	
		V _{CC} =1.8V	1.2	_	_	
WP Keep Time	t _{HD.WP}	V _{CC} =2.7V	0.6	_	_	us
		Vcc=5V	0.6	_	_	
		V _{CC} =1.8V	_	_	5	
Write cycle time	WR	V _{CC} =2.7V	_	_	5	ms
		V _{CC} =5V	_	_	5	
Dago Modo	Durability	V _{CC} =3.3V	1 million times	_	_	Write cycle
Page Mode	Durability	Tamb=25°C	100 years	_	_	Data Retention

Note: 1. These parameters are characteristic values, not 100% measured values.

IV. Function Introduction

4.1. Device structure

4.1.1. Clock data conversion

SDA pin is usually pulled high by an external device. The data on SDA can only change when SCL is low (see Figure 3

If the data changes when SCL is high, it means it is the start or end state.




Figure 3. Data valid timing diagram



4.1.2. Start (START) state

When SDA transitions from high to low while SCL is high, a start condition is generated. The start condition must be generated before all other instructions (as shown in Figure 4).




Figure 4. Start and stop timing diagram

4.1.3. Stop (STOP) status

When SDA transitions from low to high while SCL is high, a stop condition is generated (as shown in Figure 4). After a series of read operations, the STOP command puts the EEPROM into standby mode.

4.1.4. Acknowledge

After all addresses and data are serially transferred in and out of the EEPROM in 8-bit form, the EEPROM will send a low signal to acknowledge at the ninth clock cycle, indicating that it has received each word.

4.1.5. Standby mode

BST24C128 has a standby mode (stand dby mode), which enters the STANDBY mode when it is powered on or receives a stop command and completes internal operations.

4.1.6. Memory reset

After a protocol interruption, power failure, or system reset, the circuit is reset as follows:

- The clock rises and reaches the 9th Cycle
- When SCL is high, SDA High
- When SDA When high, creates a start state



4.1.7. Timing




Figure 5. Bus timing




Figure 6. Write cycle timing

Note: 1. Write cycle $_{time}$ twr It is the time from the effective stop state of the write sequence to the end of the internal clear / write cycle




Figure 7. Output response



4.2. Device address

After the start state, the BST24C128 EEPROM device requires an 8 -bit device address word to perform a chip read or write operation, as shown in Table 1.

Table 8. Device Address

DATA	BIT7	BIT6	BIT5	BIT4	BIT3	BIT2	BIT1	BIT0
NORMAL AREA	1	0	1	0	A2	A1	A0	R/W

The first four bits of the device address word are fixed at 1010. The next three bits, A2, A1, and A0, are programmable device address bits, allowing up to eight devices on the same bus. These bits must be compared to their corresponding pin hardware-wired inputs. If the A2, A1, and A0 pins are left floating, they are biased to a logic low state using proprietary internal circuitry.

The eighth bit of the device address is the read / write select bit (R /W). A high bit allows a read operation, while a low bit allows a write operation. After comparing the device address, the EEPROM outputs a low level. If the comparison is unsuccessful, the EEPROM enters a standby state.

The data address consists of two 8 - bit data word addresses, as shown in Table 2 and Table 3.

Table 9. First word address

DATA	BIT7	BIT6	BIT5	BIT4	BIT3	BIT2	BIT1	BIT0
NORMAL AREA	0	X	B13	B12	B11	B10	В9	B8

Table 10. Second word address

DATA	BIT7	BIT6	BIT5	BIT4	BIT3	BIT2	BIT1	BIT0
NORMAL AREA	B7	B6	B5	B4	В3	B2	B1	В0



4.3. Write operation

4.3.1. Byte Write

The initialization process for a write operation includes the device address, an acknowledge signal, and two 8- bit data word addresses. After receiving the data word address, the EEPROM will send another low-level response, and then the clock will read in the first 8 bits of data. After all 8 bits of data are received, the EEPROM will send a low -level response. The addressed device (such as a microprocessor) must then send a stop condition signal to terminate the write command. At this point, the EEPROM enters an internally timed write cycle (twr) to write the data to the memory 's physical medium. During the write period, all external inputs are terminated. The EEPROM will not respond again until the data write is complete, as shown in Figure 8.




Figure 8. Byte Write

4.3.2. Page writing

BST24C128 's EEPROM uses 64 -bit page writes. The initialization process for a page write is the same as for a byte write. However, after the clock reads the first 8 bits of data, the microprocessor does not send a stop signal. Instead, after the EEPROM receives the 8 bits of data and issues a response, it then transmits the remaining 63 data words. The EEPROM responds with a low level after receiving each data word. The microprocessor must send a stop command to terminate the page write command, as shown in Figure 9.




Figure 9. Page Writing



After each data word is received, the lower six bits of the data word address are automatically incremented internally. The upper address bits remain unchanged and remain at the row location of the original memory page. When the increment causes the address to reach a page boundary, the following byte is written to the beginning of that page. This means that if more than 64 data words are transmitted to the EEPROM, the data word address will "roll over" overwriting the previous data.

4.3.3. Answer poll

Once the internally timed write cycle has been initiated and the EEPROM inputs are disabled, acknowledge polling begins. This involves sending a start signal and the device address word. The read / write bit is the desired operation. Only after the internal write cycle is complete will the EEPROM output a low level as a signal to allow the read or write process to continue.

4.4. Read operation

The initialization process of the read operation is the same as that of the write operation, except that the read / write select bit R/W must be set to 1. The read operation has three modes: current address read, random address read, and sequential address read.

4.4.1. Current address read operation

the last read / write operation, the internal data word address counter holds the address of the last operation and automatically increments by one upon completion. This address remains valid during the operation as long as the circuit is powered. Read operations roll over the address from the last byte of the last memory page to the first byte of the first page, while write operations roll over from the last byte of the current page to the first byte of the same page.

Once the device address and read / write select bit R/W (to "1") are read in and the EEPROM issues a response signal, the data word of the current address is serially read out. The microprocessor does not generate an input low level response, but instead generates a stop command afterwards, as shown in Figure 10.




Figure 10. Current address read operation



4.4.2. Random address read operation

Random address read operations require a "dummy" byte write operation to load the data word address. Once the device address and data address are read in, the EEPROM responds, the microprocessor must generate a start command. The microprocessor then initializes the address counter by sending a device address (R/W is 1). The EEPROM responds to this device address and reads the data serially. The microprocessor does not respond with a low level, but instead generates a stop command, as shown in Figure 11.




Figure 11. Random address read operation

4.4.3. Sequential address read operation

Sequential address read operations can initialize the address counter via a current address read or a random address read. After receiving the data, the microprocessor responds. Once the EEPROM receives this response, the address counter increments by one and the data is read serially. When the maximum address in the memory is reached, the address "rolls over" and the sequential read operation continues. If the microprocessor does not respond with a low level but instead issues a subsequent stop command, the sequential read operation is terminated, as shown in Figure 12.




Figure 12. Sequential address read operation



V. Package size and outline

5.1. DIP8 Outline drawing and package dimensions




Figure 12.

Table 11.

2023/12/A	DIMENSIONS IN I	N MILLIMETERS		
Symbol	Min	Max		
А	3.00	3.60		
b	0.36	0.56		
С	0.20	0.36		
D	9.00	9.45		
Е	6.15	6.60		
е	2.54			
eA	7.62	9.30		
L	3.00	_		



5.2. SOP8 Outline drawing and package dimensions




Figure 13.

Table 12.

2023/12/A	DIMENSIONS IN MILLIME TERS					
SYMBOL	MIN.	MAX.				
A	1.35	1.80				
A1	0.05	0.25				
A2	1.25	1.55				
D	4.70	5.10				
E	5.80	6.30				
E1	3.70	4.10				
b	0.306	0.51				
С	0.19	0.25				
е	1.27					
L	0.40	0.89				
θ	0°	8°				



5.3. TSSOP8 outline drawing and package size




Figure 14.

Table 13.

2023/12/A	DIME NSIONS IN MILLIME TERS					
SYMBOL	MIN	MAX				
A	_	1.20				
A1	0.05	0.15				
A2	0.80	1.05				
b	0.19	0.30				
С	0.09	0.20				
D	2.90	3.10				
E1	4.30	4.50				
Е	6.20	6.60				
е	0.65					
L	0.45	0.75				
L1	1.00					
θ	0°	8°				



VI. Statement and Precautions

6.1. The name and content of toxic and hazardous substances or elements in the product

Table 14.

	TOXIC AND HAZARDOUS SUBSTANCES OR ELEMENTS										
PART NAME	LEAD (PB)	MERCU RY (HG)	CADMI UM (CD)	HEXACHR OMIUM (CR VI)	POLYBROMI NATED BIPHENYLS PBBS)	POLYBRO MINATED DIPHENYL ETHERS (PBDES)	DIBUTYL PHTHAL ATE (DBP)	BUTYL BENZYL PHTHAL ATE (BBP)	DI (2- ETHYLHEX YL) PHTHALA TE (DEHP)	DIISOBU TYL PHTHAL ATE (DIBP)	
Lead frame	0	0	0	0	0	0	0	0	0	0	
Molding resin	0	0	0	0	0	0	0	0	0	0	
Chip	0	0	0	0	0	0	0	0	0	0	
Inner lead	0	0	0	0	0	0	0	0	0	0	
Mounting glue	0	0	0	0	0	0	0	0	0	0	
Illustrate	Indicates that the content of the toxic and hazardous substances or elements is in SJ/T11363-2006 below the detection limit of the standard. Indicates that the content of the toxic or hazardous substance or element exceeds the limit requirements of SJ/T11363-2006 standard.										

6.2. Notice

It is recommended to read this information carefully before using this product;

This information is for reference only. The Company makes no warranties, express or implied, including but not limited to suitability, special applications, or non-infringement of third-party rights.

This product is not intended for use in critical equipment such as life-saving, life-sustaining, or safety-critical equipment, nor is it intended for use in applications where product failure or malfunction could result in personal injury, death, or severe property or environmental damage. Customers using such applications do so at their own risk, and our company assumes no liability for any compensation.

The customer is responsible for conducting all necessary testing of the Company's applications to avoid malfunctions in the applications or in the applications of the customer's third-party customers. The Company assumes no liability in this regard.